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Abstract. The use of voltage differencing current con-
veyor as an active device to design a current-mode os-
cillator along with a universal filter with only grounded
passive elements is the main focus of this manuscript.
This re-arranging circuit can work as a sinusoidal os-
cillator as well as a current-mode universal filter, by
simple selection of passive switches. Both the cir-
cuits employ only two active devices and three grounded
passive elements. The designed oscillator provides
two distinctive current outputs with a quadrature-phase
difference. It also maintains an independent condi-
tion of oscillation and frequency of oscillation. More-
over, the basic responses including low pass, high pass,
and band pass are easily available from a current-
mode universal filter. The low input impedance and
high output impedance are amongst the noteworthy fea-
tures of the current-mode derived filter. Non-ideal,
parasitic, and sensitivity analysis of the designed cir-
cuits are also incorporated in the manuscript. Cadence
PSPICE software simulation results are also included
to justify the design idea. Experimental implementa-
tion of the described circuit has also been shown by
employing special-purpose amplifier integrated circuit,
i.e., OPA860.
Keywords
Active filter, sinusoidal oscillator, Voltage
Differencing Current Conveyor.
1. Introduction
The domain of analog signal processing is all about
measurement, detection, and manipulation of the ana-
log signals. Analog circuits find their applications
in the area of control systems, communication en-
gineering, instrumentation, and measurements [1].
Despite the dominance of digital signal processing,
the analog signal processing finds its irreplaceable
space in optical drives, analog to digital converters,
etc. [2].
The rich culture of analog circuits is filled with
multitudinous active devices. Few names in this
long list are as follows: Current Conveyor (CC) [3]
and [4], Operational Transconductance Amplifier
(OTA) [5] and [6], Current Differencing Buffered Am-
plifier (CDBA) [7], Differential Voltage Current Con-
veyor (DVCC) [8], Current Differencing Transcon-
ductance Amplifier (CDTA) [9], Differential Voltage
Current Conveyor Transconductance Amplifier (DVC-
CTA) [10], Unity Gain Cell (UGC) [11], Differential
Difference Current Conveyor (DDCC) [12], Z-Copy
Current Feedback Transconductance Amplifier (ZC-
CFTA) [13], etc. Each of the mentioned devices has
its own uniqueness and features.
In [14], the authors proposed future looming de-
vices, including Voltage Differencing Current Conveyor
(VDCC). This is an electronic combination of OTA and
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CC, and hence features/advantages of two different de-
vices can be attained by this one device. The former in-
put stage offers an electronically tunable transconduc-
tance (gm), whereas the latter stage conveys current
from the input terminal to the output terminal. This
active element is not explored and utilised up to its
competence. The available applications in the open
literature, realised with VDCC and its variants are
mainly active filters and sinusoidal oscillators [15], [16],
[17], [18], [19], [20], [21], [22], [23], [24], [25], [26],
and [27]. In a recent span of time, researchers have in-
troduced different sinusoidal oscillators using different
active building blocks. A comprehensive literature sur-
vey on the design of sinusoidal oscillators including
VDCC has been performed; some prominent references
which were taken into account are expressed in Tab. 1.
It can be summarised from Tab. 1 that:
• References [8], [9], [11], [28], [29], [30], [31], [32],
[33], [34], [35], [36], and [37] do not utilise all
grounded components.
• Higher number of passive elements are utilised
in [8], [10], [11], [12], [15], [16], [17], [19], [28], [29],
[30], [31], [32], [33], [34] [35], [37], [38], [39], [40],
[41], and [42]; whereas higher count of active de-
vices is encountered in [11], [13], [34], [41], [42],
[43], [44], [45], and [46].
• Quadrature outputs are not available in [8], [10],
[20], [28], [30], [33], [35], [40], and [43], whereas
simultaneous availability of Current Mode (CM)
and Voltage Mode (VM) is not provided by [9],
[12], [13], [15], [16] [17], [28], [29], [30], [31], [32],
[33], [34], [35], [36], [37], [39], [40], [41], [43], [44],
[45], and [46].
• Independent tunability of Condition of Oscillation
(CO) along with the Frequency of Oscillation (FO)
is not supported in references [8], [9], [16], [17],
and [38].
There are only references [18], [19], [42], and [47]
that fulfil all given constraints, but [19] and [42] use
more passive elements, whereas [18] and [47] can work
as an oscillator only (cannot perform the functions
of an active filter). This manuscript is an attempt
towards presenting a sinusoidal oscillator as well as
a universal filter, both attained from the same con-
figuration, employing VDCC and only grounded pas-
sive components. Designed circuits encounter the use
of two passive switches, whose appropriate connection
results in either an oscillator or a current mode active
filter, delivering explicit current outputs in both cases.
The fabrication of the circuit is also convenient as only
grounded passive elements are used. The quadrature
results are obtained in the oscillator circuit, in both
CM as well as VM of operation. In the oscillator,
CO and FO are independent and simple. The design
of the universal filter provides all basic responses, like
Low Pass (LP), High Pass (HP), Band Pass (BP), Band
Reject (BR), and All Pass (AP).
The overall circuit offers low input and high output
impedance, making it a preferable choice for cascading
and for the realisation of higher-order filters.
The manuscript has been organized in various sec-
tions. The following section, i.e., Sec. 2. , will in-
troduce the active device; VDCC. The designed con-
figuration with its detailed ideal analysis is discussed
in Sec. 3. Effect of non-idealities and sensitivity
of design towards various elements is shown in Sec. 4.
Section 5. details the effect of parasitic elements
on the proposed circuit. The verification of the design
through simulations has been represented in Sec. 6.
and the justification of the same through experimen-
tation is provided in Sec. 7. followed by concluding
remarks.
2. Introduction to VDCC
The active device VDCC has in total six terminals
namely P, N, Z, X, WP, and WN [22]. The input stage
of the device has a current-controlled transconductance
gain and a different current/voltage relationship be-
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The block diagram for the ideal VDCC is shown
in Fig. 1. The realization of VDCC with Metal Oxide
Semiconductor (MOS) transistors is shown in Fig. 2.
The copy of the Z terminal named Zc− (for inverting
output) and Zc+ (for non-inverting output) can also be
found using MOS realization of the active device [19],
as shown in Fig. 2.
Fig. 1: Block Diagram of VDCC.
Applying the same concept [19], the copies of WP
and WN terminals can also be realised, which
have been named WPC and WNC, respectively.
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Tab. 1: A comprehensive literature survey of sinusoidal oscillators including VDCC.
Ref. No. Number of Number of All grounded Availability of Attainment of Operatingactive devices used passive used passive quadrature independent in both
employed components elements output CO and FO CM & VM
[8] 1 5 NO NO NO YES
[9] 1 3 NO YES NO NO
[10] 1 4 YES NO YES YES
[11] 4 6 NO YES YES YES
[12] 2 5 YES YES YES NO
[13] 4 2 YES YES YES NO
[15] 1 4 YES YES YES NO
[16] 1 4 YES YES NO NO
[17] 1 4 YES YES NO NO
[18] 2 3 YES YES YES YES
[19] 2 4 YES YES YES YES
[20] 2 3 YES NO YES YES
[23] 2 4 YES YES YES NO
[24] 2 4 YES YES YES NO
[25] 2 4 YES YES YES YES
[26] 1 4 YES YES YES NO
[27] 1 4 YES NO YES NO
[28] 1 4 NO NO YES NO
[29] 2 6 NO YES YES NO
[30] 1 5 NO NO YES NO
[31] 2 4 NO YES YES NO
[32] 2 5 NO YES YES NO
[33] 2 4 NO NO YES NO
[34] 4 6 NO YES YES NO
[35] 1 4 NO NO YES NO
[36] 2 3 NO YES YES NO
[37] 2 5 NO YES YES NO
[38] 1 4 YES YES NO YES
[39] 1 4 YES YES YES NO
[40] 2 4 NO NO YES NO
[41] 3 4 YES YES YES NO
[42] 3 5 YES YES YES YES
[43] 3 2 YES NO YES NO
[44] 3 2 YES YES YES NO
[45] 3 3 YES YES YES NO
[46] 3 2 YES YES YES NO
[47] 2 3 YES YES YES YES
Proposed 2 3 YES YES YES YEScircuit
Fig. 2: CMOS realization of the Voltage Differencing Current Conveyor [19].
VDCC can also be implemented using commercially
available Integrated Circuits (ICs), such as OPA 860
which is a special-function amplifier shown in Fig. 3.
It is worth mentioning here that Fig. 3 is a modified
version of figure of [21], which has been actively em-
ployed in this work.
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Fig. 3: Realization of VDCC utilizing discrete components.
3. Proposed Circuit
The proposed circuit diagram of a sinusoidal oscilla-
tor and a current mode active filter is shown in Fig. 4.
This circuit can be converted from an oscillator to filter
and vice-versa by appropriate selection of the passive
switches i.e., S1 and S2, in Fig. 4. The patterns of en-
gagement of these switches are given in Tab. 2.
Fig. 4: Proposed circuit employing VDCC.
Tab. 2: Characteristic table for the proposed circuit.
S. No. Switch position OperationS1 S2
1. OFF 1 Dual-modequadrature oscillator
2. ON 2 Current-modeuniversal filter
Switch S2 is the main switch that decides the func-
tionality of the circuit, i.e., either filter or an oscillator.
When switch S2 is at position no. 1, the circuit works
as an oscillator, otherwise, it acts as an active filter.
The low input impedance for an active filter is achieved
through switch S1. When switch S1 is in ON (closed)
position, it makes Z terminal grounded offering low
(zero) impedance at X terminal. Conversely, switch S1
is kept in open (OFF) position for the oscillator appli-
cation.
Appropriate connections of the switches (as shown
in Tab. 2 at S. No. 1) result in a sinusoidal oscilla-
tor that can produce quadrature waveform in voltage
mode as well as in the current mode. When simple fun-
damentals of circuit theory and techniques are applied
to the designed circuit along with the characteristic
equation of an ideal VDCC Eq. (1), we get the follow-
ing equations given by Eq. (2), Eq. (3), Eq. (4), Eq. (5),
and Eq. (6). The characteristic equation of the derived
oscillator is represented in Eq. (2), whereas the CO
and FO are represented in Eq. (3) and Eq. (4), respec-
tively. Equation (3) shows that the CO can be inde-
pendently tuned with the help of g3 (transconductance
factor of VDCC 2) without affecting the FO. It is worth
noting here that FO can be electronically controlled
from g1 (the transconductance factor of VDCC 1) with-
out altering the CO. The two output currents, i.e.,
IOUT and IOUT1 , are in quadrature with each other,
as shown in Eq. (5). The relationship between the two



































When the switch combination of S. No. 2 from Tab. 2
is applied in Fig. 4, the proposed circuit works as
a current-mode active filter. By simply applying
the fundamentals of circuit simplification and the ideal
equation of VDCC, i.e., Eq. (1), we get the follow-
ing results for the current mode active filter. Eq. (7)
and Eq. (8) show the responses of LP and BP filters.
The rest of the responses, i.e., HP, BS, and AP, can
be obtained as given in Eq. (9), Eq. (10) and Eq. (11).
The common denominator polynomial along with an-
gular frequency (ω0) and quality factor (Q0) are shown
in Eq. (12), Eq. (13) and Eq. (14), respectively. Eq. (7),
Eq. (8), Eq. (9), Eq. (10), and Eq. (11) justify the de-
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4. Non-ideal and Sensitivity
Analysis
In the preceding sections, we have considered only
the ideal behavior model of the mentioned active de-
vice but this section of the manuscript deals with
the non-ideal performance of VDCC. The character-
istic equation while considering the non-idealities or
commonly known tracking error of the device is given
in Eq. (15) where α, β, γP , and γN are the tracking
errors of the ports. Here, α is basically a transcon-
ductance error, β is the voltage transfer error between
Z and X port and γP and γN are the tracking er-
rors of WP and WN ports with respect to X terminal
of the device.
When these non-ideal port transfer ratios/tracking
errors are considered for interpreting the sinusoidal os-
cillator circuit (as given in Fig. 4), the following equa-
tions are derived. The characteristic equation is given
by Eq. (16). The newly modified CO and FO are de-
picted in Eq. (17) and Eq. (18), respectively.
IZ = α · gm(VP − VN )
VZ = β · VX
IWP = γP · IX
















− α2 · g3
)
= 0, (17)





where α1, β1, γP1 , and γN1 are the non-ideal port trans-
fer ratios of VDCC 1 and α2, β2, γP2 , and γN2 are
the non-ideal port transfer ratios of VDCC 2. By con-
sidering the non-ideal behaviour of VDCC, the circuit
of the active filter (as given in Fig. 4) is also inter-
preted. The obtained transfer functions for the LP and
BP filters are shown in Eq. (19) and Eq. (20). The non-
ideal angular frequency (ω′0) and non-ideal quality fac-
tor (Q′0) along with common denominator polynomial



























































The above-mentioned equations show that the ideal
and non-ideal outputs (equations) are relatable,
thereby justifying the designed idea. The sensitivity
of both active and passive elements is considered for
theoretical analysis. Here, the sensitivity analysis for
ideal angular frequency (ω0), non-ideal pole frequency
(ω′0), and quality factor (Q0) and (Q′0 are scrutinised.
Eq. (24) and Eq. (25) represent sensitivity calculation
for ideal angular frequency (ω0) and ideal quality factor
(Q0), whereas Eq. (26), Eq. (27), Eq. (28), and Eq. (29)
represent non-ideal angular frequency (ω′0) and non-
ideal quality factor (Q′0). All these equations derived





















































































The recognised parasitic model of VDCC [18]
has been taken into consideration to contemplate
the effects on the proposed circuits. When the VDCC
model of Fig. 5 is reintegrated into the proposed circuit
of Fig. 4 (only when Fig. 4 is acting as a sinusoidal oscil-
lator), the resultant configuration resembles, as shown
in Fig. 6. Some assumptions and simplifications have
also been made before evaluating the circuit and are
presented in Eq. (30). The characteristic polynomial
is represented in Eq. (31). The CO and FO including
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device parasitics of the oscillator are shown in Eq. (32)
and Eq. (33), respectively.
RA = RP1
RB = RZ1 ||RZ2 ||RN1
RA >> RX1
CA = C1 + CP1























































































Fig. 6: Block diagram of electronically controlled oscillator in-
cluding device.
When the derived circuit of a current-mode active
filter (only when Fig. 4 is used as a universal filter)
is reconfigured by replacing the ideal model of VDCC
with the parasitic model of VDCC (from Fig. 5), the re-
sultant structure looks as depicted in Fig. 7.
Before applying the regular circuit theory funda-
mentals to the derived circuit (Fig. 7), we have taken
the following simplifications and assumptions, repre-
sented by Eq. (34), to conclude the outcome equa-
tions in a more suitable manner. The responses of LP
and BP, including the effects of parasitic, are given






Fig. 7: Universal filter with device parasitics.
RA = RP1
RB = RZ1 ||RN1 ||RN2
R2 >> RX1
CA = C1||CP1




















The denominator polynomial (D̃(s)), angular fre-
quency (ω̃0), and quality factors (Q̃0) are represented
as Eq. (37), Eq. (38) and Eq. (39), respectively.
It may be concluded from the above-given equations
that both the derived circuits work well under the in-
fluence of the device parasitics.

























































It may be concluded from the above-given equations
that both the derived circuits work well under the in-
fluence of the device parasitics.
5. Simulation Results
The designed circuits have been tested to verify
the theoretical results using Cadence PSPICE sim-
ulation software. Figure 2 has been used for rep-
resenting the VDCC block, made up of MOS tran-
sistors. In Fig. 2, the bias supply requirements are
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±0.9 V voltage source for voltage biasing and the val-
ues of IB1 and IB2 are 50 µA and 100 µA respectively,
to get the value of transconductance factor (gm) as
277 µA·V−1. The simulation results are bifurcated
as mentioned. Firstly, the simulations of an electroni-
cally controllable sinusoidal oscillator are shown, where
the results achieved through simulations for the ac-
tive filter are represented later. Aspect ratios used
for Fig. 2 are taken from [18] shown in Tab. 3. Here,
0.18 µm CMOS process parameters used for simula-
tions are taken from [48].
Tab. 3: Aspect ratios of the MOS devices.
CMOS Transistors W·L−1 (µm)
M1–M4 3.6/1.8
M5–M6, M4a, M5a, M6a 7.2/1.8






For the simulations of the designed quadrature
oscillator, the passive components are selected as
C1 = C2 = 43 pF, R2 = 3.60 kΩ. The transcon-
ductance factors are g1 = g3 = 277 µA·V−1. To show
the working waveform of the designed oscillator, Fig. 8
has been presented. The Fast Fourier Transform (FFT)
of the same waveform is shown in Fig. 9.
Fig. 8: Transient response for current-mode sinusoidal oscilla-
tor (IOUT ).
Fig. 9: Fast Fourier Transform of the IOUT .
The theoretical value of the frequency of oscilla-
tion is chosen as 1.03 MHz. The simulated value
of the frequency is achieved as 1.01 MHz, giving an er-
ror of 1.76 %. The deviation of oscillation frequency
due to the effect of parasitics have also been calcu-
lated. The values of the parasitic elements have been
taken from [19]. It is found that for the ideal frequency
of 1.03 MHz, the computed oscillation frequency, under
the impact of parasitics, is 1.0 MHz and gives an error
of 2.72 %. The two distinct and explicit outputs, i.e.,
IOUT and IOUT1 , which must be theoretically phase-
shifted by 90◦, have been shown in Fig. 10. The calcu-
lated phase difference between the two signals in cur-
rent mode is derived as 89.3◦. The designed oscilla-
tor also provides voltage-mode quadrature outputs (the
waveform of a few cycles only), as shown in Fig. 11.
Fig. 10: Current-mode quadrature outputs.
Fig. 11: Voltage-mode quadrature outputs.
The calculated angle difference between these two
voltage signals is 89.2◦. It can be seen from Eq. (4) that
FO is directly dependent upon transconductance factor
g1. The same can be adjusted with the help of bias
current, i.e., IB1 , in Fig. 2 of the VDCC block. Thus,
to check the wide span of the frequency of the oscillator,
FO is varied with respect to the bias current of VDCC.
In Fig. 12, the value of IB1 varies from 30 µA
to 65 µA and the corresponding frequency ranges
from 913 kHz to 1.08 MHz. If the bias current is fur-
ther increased beyond this range, the active device gets
saturated, increasing the percentage of error. The ideal
and simulated values in Fig. 12 are closely related,
thereby justifying the designed idea.
Theoretically, the designed circuit should deliver
the constant output over the proposed range of fre-
quencies. Unfortunately, while testing, the obtained
responses did not match up with expectations. Varia-
tions in current outputs are shown in Fig. 13. Figure 14
shows the deviations in voltage mode quadrature out-
puts. It is evident from Fig. 13 and Fig. 14, that to get
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stabilised output (s), either buffers or Automatic Gain
Control (AGC) circuitry need to be deployed [49], [50],
[51], and [52].
Fig. 12: Variation of frequency of operation with respect to bias
current (IB1 ).
Fig. 13: Variation of current magnitude for sinusoidal oscilla-
tor.
Fig. 14: Voltage variations with respect to oscillation fre-
quency.
An already discussed approach for the utilization
of AGC network [51] has been deployed in the designed
oscillator. The output waveform at three different fre-
quencies with almost the same magnitude is shown
in Fig. 15, thus justifying the use of AGC network
in the proposed oscillator.
Due to the brevity of the manuscript, the details
of the AGC circuits are not discussed here and readers
are encouraged to refer to the suggested references [49],
[50], [51], and [52]. From Fig. 16, the phase dependency
of the designed quadrature oscillator over a wide range
of the frequency can be seen. To attain the constant
phase difference between the two waveforms of quadra-
ture oscillator, AGC circuit may be utilised. A graph-
ical representation of oscillation frequency and corre-
sponding Total Harmonic Distortion (THD) is repre-
sented in Fig. 17.
Fig. 15: Voltage variations with respect to oscillation frequency
including AGC network.
Fig. 16: Phase swing of a quadrature oscillator (current mode).
Fig. 17: THD values with respect to oscillation frequency.
Fig. 18: Current-mode universal filter (LP, HP, BP and BR)
responses.
To get the simulation results for a current-mode ac-
tive filter, the values of the passive elements are C1 =
C2 = 50 pF, R2 = 1.8 kΩ, and g1 = g3 = 277 µA·V−1.
Figure 18 shows the ideal and practical frequency re-
sponses of LP, HP, BP, and BS filters. The calculated
center frequency of the universal filter is 1.25 MHz,
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whereas through simulation, 1.245 MHz was achieved
giving an error of 0.4 % and therefore, supporting
the design circuit. The following figure, i.e., Fig. 19,
shows the gain as well as phase response of the AP
filter. To see the fidelity of the filter circuit, tran-
sient analysis is performed on band pass filter. The re-
sponse of the same is shown in Fig. 20. The frequency
of the input sinusoidal signal is 1.25 MHz and the mag-
nitude of the current is 50 µA. Figure 20 shows that
the output is closely followed by the input.
Fig. 19: All pass filter’s gain and phase response.
Fig. 20: Transient response of a BP filter.
The calculations for the THD of a BP filter have also
been done, and its graphical representation is presented
in Fig. 21. It is evident from Fig. 21 that the THD
range of a BP filter is significantly low until the input
magnitude of the current reaches a value of 120 µA.
Fig. 21: A graphical representation of THD of a BP filter.
As discussed earlier, analogue circuits can find their
applications in the area of control systems, commu-
nication engineering, instrumentation, and measure-
ments [1]. In communication, Amplitude Modulation
(AM) is one of the basic modulation techniques where
the derived oscillator and designed filter circuit can oc-
cupy its space. The block diagram along with the wave-
forms’ produced from the respective blocks have been











Fig. 22: Block diagram of Amplitude Modulation and Demod-
ulation.
6. Experimental Results
There is no single commercially available Inte-
grated Circuit (IC) that can successfully substitute
the VDCC. Therefore, this active device is usually
formulated from the combination of different off-the-
shelf ICs. There are many approaches to realise
this active building block such as (i) using LM13700
and AD844 [53], (ii) employing OPA860, (iii) using
CA3080 and AD844. OPA860 is commonly known
as the diamond transistor or special-purpose ampli-
fier [54]. The approach utilised here is with the help
of OPA860 due to the sterling features of this amplifier
IC [54]:
• It is a special-function amplifier whose trans-
conductance gain can be controlled with the help
of single external resistor.
• The results obtained through OPA860 are close
to the actual (derived) results.
• The bandwidth of this amplifier is very wide.
For the purpose of experiment, the transistor model
of VDCC shown in Fig. 3 has been used along
with some external circuitry. To explore the valid-
ity of the hardware arrangements, only the results
of a sinusoidal oscillator are shown. It is worth not-
ing that a resistor of 100 Ω, in series with the base
of each diamond transistor and in series with input
of the buffer of OPA860, is added [54]. For the realisa-
tion of hardware circuit, two Keysight programmable
DC power supplies (E3632A) and a Caddo 30 MHz,
2-channel 4-trace Cathode Ray Oscilloscope (CRO)
are used. The passive element values for the proper
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functionality of the sinusoidal oscillator were chosen
as C1 = C2 = 470 pF, RM1 = 1/gm1 = 330 Ω,
RM3 = 1/gm3 = 0− 1 kΩ and R2 = 330 Ω. The actual
hardwired implementation for the sinusoidal oscillator
is shown in Fig. 23.
Fig. 23: Bread-board interconnection of the circuit.
The oscillator was ideally designed at 1 MHz and
the corresponding simulations (using OPA860) were
achieved at 940.2 kHz (giving an error of 5.8 %) and
the hardware results were obtained at 910 kHz (giv-
ing an error of 9 % with respect to the ideal de-
signed frequency). The complete range of the os-
cillator has also been tested for the designed hard-
ware framework. Figure 24 shows the quadrature out-
put, displayed on the CRO screen. Figure 25 shows
the graph between the frequency of oscillation with re-
spect to the variation in resistance value.
Fig. 24: Quadrature outputs.
Fig. 25: FO with respect to RM3 (or g3) using OPA 860.
7. Conclusion
The prime focus of this research article was to de-
sign a quadrature sinusoidal oscillator utilising only
grounded passive elements and VDCC as an active
element. The derived circuit offers quadrature out-
puts in current as well as voltage mode. The same
circuit can be rearranged as an active filter by alter-
ing the position of the passive switches. The unique
feature of the active filter is its impedance matching
at the input and output port for making a higher-
order current-mode filter. Regular mathematical cal-
culations along with simulation results have also been
included in the manuscript. At last, the experimen-
tal justification of the designed current-mode oscillator
was also presented.
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